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ABSTRACT 
High frequency performance limits of graphene field-effect transistors (FETs) down to a channel 
length of 20nm are examined by using self-consistent quantum simulations. The results indicate 
that although Klein band-to-band tunneling is significant for sub-100nm graphene FET, it is 
possible to achieve a good transconductance and ballistic on-off ratio larger than 3 even at a 
channel length of 20nm. At a channel length of 20nm, the intrinsic cut-off frequency remains at a 
couple of THz for various gate insulator thickness values, but a thin gate insulator is necessary 
for a good transconductance and smaller degradation of cut-off frequency in the presence of 
parasitic capacitance. The intrinsic cut-off frequency is close to the LC characteristic frequency 
set by graphene kinetic inductance and quantum capacitance, which is about           
divided by the gate length.  
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I. Introduction 
Graphene has emerged as one of the most promising materials in fundamental research and 
engineering applications [1-3]. Two-dimensional (2D) nature and linear bandstructure of 
graphene proved an ideal platform for exploring phenomenon of relativistic physics [1, 2]. 
Extraordinary electronic transport properties like high mobility and high saturation velocity 
make it attractive for radio frequency (RF) electronics applications [4-7]. Although the zero 
bandgap of 2D graphene leads to a low on-off ratio not desired for digital electronics 
applications, RF electronics applications do not require a large on-off ratio. Scaling down the 
channel length plays a critically important role in boosting the RF performance of a field-effect 
transistor (FET), and aggressive channel length scaling of graphene FET has been 
experimentally pursued [5-9]. Recent experiments have demonstrated graphene transistors with 
intrinsic cut-off frequency projected to be at the hundreds of GHz range at sub 100nm channel 
scale [6-7]. Fabrication of graphene transistors with the projected cut off frequency of 300 GHz 
for 140nm channel [8] and 100 GHz for 240nm channel [5], which significantly outperform the 
conventional silicon MOSFETs [10], has already been demonstrated .  The issues of ultimate 
channel scaling and performance limits of graphene RF transistors, however, remain unclear.  
In this work, we examine the RF performance limits and channel length scaling of graphene 
FETs with a channel length down to 20nm using self-consistent ballistic quantum transport 
simulations with the non-equilibrium Green’s function (NEGF) formalism [11]. Quantum NEGF 
simulation models the Klein band-to-band (BTB) tunneling in graphene FETs, and shows that 
tunneling current component consists a significant fraction of the total current in graphene FETs 
at a short channel length below 100nm. With the channel length scaling down to 20nm, there is 
no significant increase in the tunneling component contribution as part of the minimal leakage 
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current. For channel length scaling at a fixed gate insulator thickness, the decrease of the on-off 
ratio and transconductance for the 20nm graphene FET is attributed to electrostatic short channel 
effects. Thus even at a channel length of 20nm, scaling down the gate insulator thickness can 
improve the ballistic on-off ratio above 3. The intrinsic cut-off frequency of 20nm graphene 
FETs remains at a couple of THz even with a worse gating, but the extrinsic cut-off frequency 
degrades much less if a thin gate insulator is used. We also examine the kinetic inductance of 2D 
graphene and discuss possible impacts of non-quasi-static effects. The results of analyzing the 
high frequency behavior of graphene FETs in sub 100nm range can provide design guidelines to 
attain the maximum potential of graphene in the field of ultra high-speed RF devices and circuits. 
 
II. Simulation Approach 
Top gated graphene FETs as shown in Fig. 1 were simulated. The metal source and drain 
contacts are connected to the intrinsic two-dimensional channel. The nominal device has a top 
gate insulator thickness of tins=16.4nm and dielectric constant of ins=9, which results in a gate 
insulator capacitance of Cins486nF/cm
2
 close to the value in a recent experiment [6]. The 
dielectric constant used here is close to that of GaN or Al2O3, which has been explored as the 
gate insulator for graphene FETs. The channel length is Lch=100nm, with a zero gate underlap 
which could be achieved by a self align process [6]. The difference between the metal Fermi 
energy level and the Dirac point of graphene is EF-ED=-0.2eV. This contact barrier height is 
typical for a high work function metal contact (such as Pd) which makes a better contact for hole 
conduction. The device parameters mentioned here are the nominal ones, and we vary these 
parameters for exploring various device issues. 
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Graphene FETs were simulated by solving the quantum transport equation using the non-
equilibrium Green’s function (NEGF) formalism with the Dirac Hamilton, self-consistently with 
a two-dimensional Poisson equation. To assess the performance limits, ballistic transport was 
assumed. The Dirac Hamiltonian was discretized using the finite difference method along the 
carrier transport direction, defined as y direction, 
           
        
        
 , (1) 
where   is the reduced Planck constant,         
      is the Fermi velocity, and    is the 
wave vector in the transverse direction. The transverse modes are decoupled in the ballistic 
transport limit. For a specific transverse mode   , the Green’s function was computed as,  
              
                   
  , (2) 
where U is the self-consistent potential, and            and     
    is the source (drain) 
contact self-energy of the metal contacts [12]. Here t is the coupling parameter between metal 
and graphene and     is the metal density-of-states near its Fermi level. We use a value of 
        here. This phenomenological model has been extensively used before to model carrier 
injection from metal contacts to carbon nanotubes. 
After the Green’s function is calculated, the electron and hole densities are computed as, 
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where W is the channel width,    is the Fermi-Dirac function, EFS (EFD ) is the source (drain) 
Fermi energy level, and DS (DD) is the local-density-of-states due to the source (drain) contacts 
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as computed by the NEGF formalism. The factor of 4 counts for a valley degeneracy of 2 and a 
spin degeneracy of 2. 
To compute the self-consistent potential, a 2D Poisson equation is solved in the cross section 
as shown in Fig. 1. The potentials at source/drain and gate electrodes are fixed as the boundary 
conditions, and the gate flat band voltage was assumed to be zero for simplicity. (In practice, it 
would depend on the gate workfunction.)  The iteration between the Dirac quantum transport 
equation and the Poisson equation continues until self-consistency is achieved, then the source-
drain ballistic current is computed by  
  )]()()[(
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where )(ET is the source-drain transmission calculated by the NEGF formalism.  
A quasi-static treatment was used to assess high-frequency performance of graphene FETs 
[13, 14]. The intrinsic gate capacitance, Cg and the transconductance, gm, are computed by 
running the above self-consistent DC simulations at two slightly different gate voltages and 
computing derivatives of the charge in the channel and the drain current numerically,  
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The intrinsic cut-off frequency is computed as, 
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The parasitic capacitance exists between the gate and source (drain) electrode as Cps(Cpd). 
The parasitic capacitance is gate-voltage independent and the total gate parasitic capacitance is 
          . The extrinsic cut-off frequency is computed as, 
   
 
  
  
     
 . (7) 
 
III. Results and Discussions 
It is important to scale down the channel length for boosting the RF performance of graphene 
FETs. Recent experiments on sub-100nm graphene FETs mostly focus on graphene FETs with a 
channel length between 50nm and 100nm. Because graphene is a zero band gap material where 
Klein band-to-band (BTB) tunneling plays an important role [15], it might be expected that the 
off current can significantly increase resulting in a lack of gate modulation as the channel length 
further scales down. Previous modeling work of graphene FETs showed a large leakage current 
due to tunneling [16]. Except examining channel length scaling down to 20nm and BTB 
tunneling, the reminder of the result section also addresses the issues of electrostatic design of 
20nm graphene FETs for RF applications, and importance of non-quasi-static effect and kinetic 
inductance of graphene as the device intrinsic cut-off frequency approaches THz regime. 
We start by simulating the ballistic I-V characteristics of a graphene FET with a channel 
length of 100nm, as shown in Fig. 2. Figure 2a shows an asymmetric ID-VG characteristic for 
electron and hole conductions, because the metal contacts make better contacts for holes 
compared to electrons. The maximum transconductance simulated at the ballistic limit is 
             at a drain voltage of VD=-0.5V. A maximum transconductance of        
          was reported in a recent experiment for a self-aligned graphene FET with the same 
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gate capacitance and channel length at VD=-0.5V [6]. The closeness of the experimental value of 
the transconductance to the simulated ballistic value indicates the high quality of graphene 
channel and low parasitic resistance for the experimental device. Figure 2b shows the simulated 
ID vs. VD characteristics. For the simulated bias regimes, the source-drain ballistic current 
increases approximately linearly with the applied drain bias voltage, which qualitatively agrees 
with the measured data on the 100nm graphene FET reported by Liao et al.[6]. To examine the 
issue of ultimate channel length scaling for boosting the performance of graphene FETs, we 
simulated the I-V characteristics of graphene FETs of different channel lengths down to 20nm as 
shown in Fig. 3. The nominal values of the gate insulator thickness and dielectric constant are 
used. As shown in Fig. 3a, the minimal leakage current increases as the channel length scales 
down below 100nm. The increase is especially considerable as the channel length decreases from 
30nm to 20nm. On the other hand, the on-current (which is defined as the current at VG=-2.25V) 
remains almost constant as the channel length scales down to 40nm, and it decreases as the 
channel length further scales to 20nm. The left axis of Fig. 3b plots the on-off ratio as a function 
of the channel length. The value is slightly larger than 2 for a channel length of 100nm, and 
decreases to a value of 1.25 for a channel length of 20nm. Since it is somewhat arbitrary to 
choose the gate voltage at which the on-current is defined, it is useful to compare the 
transconductance. The right axis of Fig. 3b shows the transconductance as a function of the 
channel length. As the channel length scales from 100nm to 40nm, the ballistic transconductance 
only decreases very slightly from the value of about 1300 S/µm. As the channel length scales 
down to 20nm, the transconductance, however, drops significantly to about 346  S/µm, which is 
only about 26% of the value at the channel length of 100nm. Since the cut-off frequency is 
proportional to transconductance, significant lowering of transconductance is not preferred. 
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The dependence of the cut-off frequency on the channel length is examined next. As shown 
in Fig.4, the intrinsic cut-off frequency keeps increasing as the channel length scales from 100nm 
down to 20nm, although the transconductance decreases considerably as the channel length 
scales down from 40nm to 20nm as described before. The simulated intrinsic fT is about 640GHz 
at Lch=100nm and about 1.37THz at Lch=50nm. To understand this result, we plotted the intrinsic 
gate capacitance (per unit channel width) as a function of the channel length as shown in Fig. 4b. 
The gate capacitance decreases approximately linearly as the channel length decreases due to 
two reasons. First, a smaller channel length results in a smaller gated channel area per unit 
channel width. Second, as the channel length decreases, electrostatic short channel effects 
become important, especially when the channel length becomes comparable to the gate insulator 
thickness. The gate modulation of the channel potential and charge becomes less effective. The 
gate capacitance, therefore, decreases. The decrease of the gate capacitance outpaces the 
decrease of the transconductance. The intrinsic cut-off frequency monotonically increases as the 
channel length decreases from 100nm to 20nm. We also noticed that intrinsic cut off frequency 
decreases at large gate drive voltages due to considerable population of –k states resulting in 
decrease of the average carrier velocity. This phenomenon has already been reported for carbon 
nanotube FETs [14]. 
If a parasitic capacitance is considered, the extrinsic cut-off frequency decreases below 
Lch~40nm due to significant decrease of   . Since the parasitic capacitance plays an increasingly 
important role as the channel length decreases due to a larger parasitic to intrinsic capacitance 
ratio, it is important to maintain a large enough transconductance to ensure good high frequency 
performance at a short channel length.  
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The degradation of the transconductance at short channel lengths as shown in Fig. 3b could 
be due to either carrier transport effects or transistor electrostatic design. For carrier transport, it 
might be concerned that a decrease of the channel length could result in significant Klein BTB 
tunneling and thereby less effective gate modulation. To examine this effect, we plot the 
potential profile and the energy-resolved current spectrum for the modeled 50nm graphene FET 
as shown in Fig. 5a. The non-tunneling and the Klein BTB tunneling current can be identified as 
follows. The current delivered in the energy range below the minimum value of the Dirac point 
in the channel, as shown by the dashed line in Fig. 5a, is identified as non-tunneling current 
because a carrier always remains in the valence band as it travels from the source to drain. In 
contrast, in the energy range between the minimum value and the maximum value of the Dirac 
point in the channel, the current is identified as the tunneling component because a carrier goes 
between the conduction band and the valence band by Klein BTB tunneling as it travels from the 
source to drain. Figure 5b plots the percentage of the BTB tunneling current in the total drain 
current as a function of the channel length. Although the BTB tunneling component is significant 
and can account for over one half of the total drain current, the percentage of the BTB tunneling 
current in the total drain current remains almost constant as the channel length decreases from 
50nm to 20nm. It indicates that the increase of the tunneling component in the total current is so 
slight that it cannot be responsible for the significant decrease of the transconductance as the 
channel length decreases from 50nm to 20nm. 
To examine transistor electrostatic effect and optimize electrostatic design, we simulated ID 
vs VG characteristics by decreasing the gate insulator thickness, while the channel length is fixed 
at Lch=20nm, as shown in Fig. 6. Significantly improved gate modulation and a larger 
transconductance are observed in Fig.6a, especially when the gate insulator thickness decreases 
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below 5nm. It indicates that the thick gate insulator compared to the short channel length of 
20nm, is mostly responsible for the degradation of the transconductance at a channel length of 
20nm. Figure 6b shows the intrinsic and extrinsic cut-off frequencies as a function of the gate 
insulator thickness for the 20nm graphene FET. The intrinsic cut-off frequency reaches a peak 
value of about 3.7THz at a gate insulator thickness of 8nm. The decrease of the intrinsic cut-off 
frequency as tins decreases below 8nm is due to the increase of the gate capacitance, which is the 
serial combination of the insulator capacitance and the graphene quantum capacitance. As the 
gate insulator becomes thin, the gate modulation is more effective and carrier populates energy 
ranges with higher density-of-states which results in an increase of the quantum capacitance. If a 
parasitic capacitance with a value close to the intrinsic gate capacitance at tins=2nm is considered 
as shown by the dashed line in Fig. 6(b), the extrinsic cut-off frequency at tins=2nm significantly 
outperforms that at tins16nm. 
Next we compute the kinetic inductance of graphene by extending the derivation of kinetic 
inductance of carbon nanotubes [17]. If the +k states are filled by          and -k states are 
filled by          , the current is     
              per valley per spin. The net 
increase of the energy of the system is computed as the excess energy of moving carriers from 
the valence band to the conduction band         
           
    . Since d     
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the kinetic inductance is 
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The kinetic inductance is plotted as a function of the Fermi level in Fig. 7a. It is inversely 
proportional to the Fermi energy because the number of transverse modes linearly increase as a 
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function of the Fermi  energy. For a Fermi level        , the total equilibrium charge at zero 
temperature is   
           
 
      
  per spin per valley. The quantum capacitance is expressed as,  
   
  
  
 
   
      
      (9) 
The LC characteristic frequency is 
    
 
  
 
     
 
 
  
       
   
 
         
   
, (10) 
where the gate length        for the simulated device. Equation 10 indicates that the LC 
characteristic frequency is proportional to an average velocity of             
 cm/s, 
which can be interpreted as the average velocity along the transport direction for a 2D graphene 
with +k states populated. Figure 7b plots the LC characteristic frequency and compare it to the 
simulated cut-off frequency as a function of the channel length for sub 100nm-graphene FET. A 
rigorous treatment beyond quasi-static approximation requires inclusion of capacitive, resistive, 
and inductive elements for calculation [17, 18]. The quasi-static approximation includes the 
equivalent capacitive and resistive elements, but omits the equivalent inductive elements. In 
order to assess how good the quasi-static approximation is, one can compare the operation 
frequency to the LC characteristic frequency, which is about 1THz for a 100nm graphene FET. 
Figure 7b shows the intrinsic cut-off frequency is close to this value. The non-quasi-static effect, 
therefore, could be important if the graphene FET operates at its intrinsic cut-off frequency. On 
the other hand, the extrinsic cut-off frequency of a short channel graphene FET could be much 
lower than its intrinsic value if the parasitic gate capacitance is not reduced to a value 
comparable to the intrinsic gate capacitance. In this case, non-quasi-static effect is not important. 
Furthermore, ballistic transport is assumed in this study to assess the RF performance limits of 
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short channel graphene FETs. The cut-off frequency can be lowered by scattering [19], which is 
beyond the scope of this work. 
The intrinsic cut off frequency of ballistic carbon nanotube FETs has been reported to be in the 
range of 80-110GHz/Lch(µm) [19,20]. Figure 7b shows the intrinsic cut off frequency of ballistic 
carbon nanotube FETs as function of channel length calculated using the relation    
      
       
 . 
It is observed that the cut off frequency of ballistic carbon nanotube FETs is slightly better than 
ballistic graphene FETs. This difference can be attributed to the following two reasons. First, 
since a carbon nanotube is a one dimensional material as compared to graphene which is two 
dimensional, averaging carrier velocity along the transport direction requires projection of the 
velocity along the transport direction in a 2D channel. Second, graphene has a linear E-k with a 
zero bandgap, as compared to carbon nanotube with a parabolic E-k with a finite bandgap. The 
difference in bandstructure results in different population of –k  states and different 
bandstructure-limited velocities.  
 
IV. Conclusions 
In Summary, we study channel length scaling and assess RF performance limits of graphene 
FETs in the sub-100nm channel length regime by using self-consistent ballistic quantum 
transport simulations. The simulated intrinsic cut-off frequency is about 640GHz at a channel 
length of 100nm and increases to about 3.7THz at Lch=20nm. For a gate insulator thickness of 
16nm, scaling down the channel length to 20nm does result in significant decrease of on-off 
current ratio. Because of the low transconductance, the high cut-off frequency is highly 
susceptible to parasitic gate capacitance. As the gate insulator scales down to about 1/10 of the 
20nm channel length, the on-off current ratio can increase to about 3, with a cut-off frequency 
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much less susceptible to parasitic capacitance. To discuss the non-quasi-static effect, the kinetic 
inductance of the graphene is computed and the LC characteristic frequency is about 
            . As the intrinsic cut-off frequency is close to this LC characteristic frequency, 
we expect the non-quasi-static effects can start to play a role as the transistor is optimized to 
perform close to its intrinsic cut-off frequency. 
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Figures 
Figure 1. Modeled graphene field-effect transistor. The two-dimensional graphene channel is 
contacted to the metal source and drain contacts, and is modulated by the top gate.  
Figure 2. Simulated I-V characteristics for the nominal device described in text. (a) The ID vs. VG 
characteristic at VD=-0.5V. (b) The ID vs. VD characteristics at VG=-0.25V to -2.25V at 
-0.5V per step (from the bottom to top curve). The graphene channel length is 
Lch=100nm. The flat band voltage is zero. The source/drain contact barrier height for 
holes is             , which is the difference between the metal Fermi level 
and the Dirac point of graphene. 
Figure 3. Channel length scaling (a) ID vs. VG characteristics for the graphene FET as shown in 
Fig. 1 with different channel lengths, Lch=100, 50, 40, 30 and 20nm.  (b) The on-off 
current ratio (left axis) and transconductance (right axis) as a function of the channel 
length. The on-current is computed at VG=-2.25V and the off-current is at VG=0V. The 
transconductance is obtained at VG=-1.5V. The top gate insulator thickness is 
tins=16nm and dielectric constant is ins=9.  The applied drain voltage is VD=-0.5V.  
Figure 4.  (a) Intrinsic (solid) and extrinsic (dashed) cut-off frequency as a function of the 
channel length for the graphene FET as shown in Fig. 1. (b) The intrinsic gate 
capacitance as a function of the channel length. The top gate insulator thickness is 
tins=16nm and dielectric constant is ins=9.  The applied gate voltage is VG=-1.5V and 
drain voltage is VD=-0.5V. A constant parasitic capacitance of             is 
assumed for computing the extrinsic cut-off frequency. 
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Figure 5. Band-to-band tunneling (a) The Dirac point of graphene as a function of the channel 
position (bottom axis) and the current spectrum (top axis) for the graphene FET as 
shown in Fig. 1 with a channel length of Lch =50nm at VG =-1.5V and VD =-0.5V. The 
current component below the dashed is identified as non-tunneling component because 
carriers always remain in the valence band as they travel from source to drain. The 
current component above the dashed line is identified as Klein band-to-band tunneling 
component because carriers in the conduction band near the source go to the valence 
band as they travel from source to drain. (b) Ratio between the BTB tunneling current 
and the drain current as a function of the channel length at VG =-0.25V (solid), -1.5V 
(dashed) and VD =-0.5V.   
Figure 6. (a) ID vs. VG characteristics for a graphene FET as shown in Fig. 1 with a channel 
length of Lch=20nm and different gate insulator thicknesses, tins=16nm (cyan 
solid),12nm(pink with asterisks), 8nm(black with triangles), 5nm(red with squares) 
and 2nm(blue with circles). The applied drain voltage is VD=-0.5V. (b) The intrinsic 
(solid) and extrinsic (dashed) cut-off frequency  as a function of the top gate insulator 
thickness. The cut-off frequencies are computed at VG =-1.25V and VD =-0.5V.  A 
constant parasitic capacitance of             (dashed pink with diamonds), 
            (dashed red with squares) and              (dashed black 
with triangles) is assumed for computing the extrinsic cut-off frequency. 
Figure 7.  (a) Kinetic inductance as a function of the Fermi energy level for 2D graphene. (b) The 
LC characteristic frequency (blue solid line) ,the intrinsic cut-off frequency fT (red 
dashed line) of graphene FETs and the intrinsic cut-off frequency fT (black dashed- 
dotted line) of ballistic carbon nanotube FETs [19] as a function of the channel length. 
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The intrinsic cut-off frequency is computed at VG=-1.5V and VD=-0.5V. The top gate 
insulator thickness is tins=16nm and dielectric constant is ins=9.  
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